The electrical effects of RCA standard clean 1 ͑SC1͒ prior to the second gate oxidation for dual gate oxide formation was investigated by splitting the SC1 cleaning time for a 256 Mbit mobile dynamic random access memory ͑DRAM͒ operating at 1.8 V. The etch rate with respect to the oxide by SC1 cleaning was approximately 1.6 Å/min. The threshold voltage (V tn ) of the n-type metal-oxide-semiconductor field-effect transistor ͑nMOSFET͒ in the thin oxide region was shown to be a similar value with varying the SC1 time, while the absolute threshold voltage (͉V tp ͉) of the pMOSFET increased by 4%. In the thick oxide MOSFETs, V tn decreased by 15%, while on the contrary, ͉V tp ͉ increased by 7%. V tn was found to be mainly dependent on the decreased gate oxide thickness due to the deep boron peak depth. However, ͉V tp ͉ appeared to be more dependent on the decrease of surface boron concentration due to a shallow boron peak and also to the influence by the enhanced pocket implantation effect. Consequently, it is proposed that the SC1 cleaning time should be less than 300 s in order to retain the reliable electrical properties for both thin and thick gate oxide MOSFETs due to the drastic decrease of V tn and breakdown voltage (BV dssn A 256 Mbit mobile dynamic random access memory ͑DRAM͒ operating at 1.8 V requires a dual gate oxide structure, which consists of a thin gate oxide in the logic area for high speed and a thick gate oxide in the high operating voltage (V D ) ͑у3.5 V͒ region for higher reliability and a longer cell retention time in the V D 1.8 V.
A 256 Mbit mobile dynamic random access memory ͑DRAM͒ operating at 1.8 V requires a dual gate oxide structure, which consists of a thin gate oxide in the logic area for high speed and a thick gate oxide in the high operating voltage (V D ) ͑у3.5 V͒ region for higher reliability and a longer cell retention time in the V D 1.8 V. 1 It is important that the electrical characteristics of the nMOSFET and pMOSFET are reliable and stable for precise signal sensing and also have a good low power operation in high-density ͑у128 Mbit DRAM͒ mobile DRAM. Many studies have been devoted to the electrical characterization and the understanding of transistors with a dual gate oxide in logic devices such as a system-on-a-chip. [2] [3] [4] [5] [6] However, little is known about the wet cleaning effect on the robust characteristics of the dual gate oxide in reliable DRAMs. Maines et al. reported that the thinning of the screen oxide in SC1 7 could shift the depth of a shallow implant in addition to the amount of dopant that penetrates into the silicon, resulting in a measurable change in the threshold voltage. 8 The gate oxide quality was improved due to the reduced surface roughness with a low temperature SC1 cleaning prior to gate oxidation. [9] [10] [11] On the other hand, the silicon surface is oxidized by HO 2 Ϫ and the SiO 2 layer is then etched by OH Ϫ in SC1 cleaning or the silicon surface is directly etched by OH Ϫ . 12 The mixing ratio of our SC1 concentration was NH 4 OH/H 2 O 2 /H 2 O ϭ 1/4/20, which is in accordance with the former etching path. Therefore, a SC1 cleaning before the second gate oxidation can also affect the gate oxide quality as well as transistor performance due to the removal of the Si surface and SiO 2 with a lot of implanted boron atoms in the channel with increasing SC1 cleaning time. A SC1 cleaning ahead of the second gate oxidation is more critical than one before the first gate oxidation due to the higher probability of introducing pitting of the SiO 2 in thick oxide transistors.
In this paper, the electrical characteristics and microstructures of a 256 Mbit mobile DRAM were investigated with splitting of the SC1 cleaning time prior to the second gate oxidation. As a result, the different V t behaviors of the nMOSFET and pMOSFET were shown in the thin and thick gate oxide region, which were analyzed by measuring the boron depth profiles in the nMOSFET and pMOSFET for the critical steps.
Experimental
The substrates were p-type ͑100͒ wafers with a resistivity of 10-20 ⍀ cm. The schematic diagram of the procedures for the dual gate oxide process and the split conditions is shown in Fig. 1 . After forming the shallow trench isolation ͑STI͒ definition and well, B ϩ for the nMOSFET and BF 2ϩ for the pMOSFET were ion implanted in order to adjust the channel. However, there was no additional photolithography and ion-implantation processes to control the V t of the thick oxide transistors for a low cost process. The gate oxide of pure dry SiO 2 was grown at 850°C with a physical thickness of 6.5 nm, and the region of the thin ͑physical thickness, 4.8-6.4 nm͒ and thick ͑physical thickness, 7.0-8.5 nm͒ gate oxides was then separated by additive resist patterning. After removing the first gate oxide in the thin oxide region using a low ammonium fluoride liquid ͑LAL͒ chemical ͑etch rate ϳ20 nm/min, HF 0.7%, NH 4 F 17%, H 2 O, surfactant, Techno Semichem Co., Ltd.͒ and stripping the photoresistor, SC1 cleaning time was split into four cases ͑0, 150, 300, 600 s͒, but the temperature was fixed at 75°C due to better removability for the organics and particles compared to lower temperature before the second gate oxide was grown to a physical thickness of 5.0 nm of pure dry SiO 2 at 850°C. After patterning the phosphorusdoped single n ϩ gate and gate reoxidation in situ, a silicon nitride spacer was formed and the lightly doped drain ͑LDD͒ was then implanted with p ϩ , 1.4 ϫ 10 13 cm
Ϫ2
, 30 keV. Rapid thermal annealing ͑RTA͒ was then carried out for the As ϩ activation of the nMOS-FET source/drain junction with a concentration of 3.0 ϫ 10 15 cm
. BF 2ϩ ion implantation was done for the pMOSFET with a concentration of 1.6 ϫ 10 15 cm
. After finishing the front end steps, a postprocess was done in accordance with the conventional complementary metal oxide semiconductor ͑CMOS͒ process. The electrical properties such as the V t , saturation current (I d ), and the drain-tosource breakdown voltage (BV dss ) were measured with an HP4156A. The gate oxide thickness of the samples was measured by ellipsometry. The boron depth profile was analyzed by secondary ion mass spectroscopy ͑SIMS͒ in order to examine the transistor properties with the front end steps and the SC1 clean. The surface of the Si and SiO 2 layers were characterized by transmission electron microscopy ͑TEM͒ and atomic force microscopy ͑AFM͒. Figure 2 shows the thickness of the SiO 2 measured by ellipsometry as a function of the step before and after the SC1 cleaning and the second gate oxidation. The thickness of the thick gate oxide region was much lower, compared to the thin gate oxide region, with increasing the SC1 time. This indicates that SiO 2 was immediately removed with wet etching and the measured oxide thickness might be a native oxide or a chemical oxide as a result of the SC1 cleaning process in the thin gate oxide region. Although the thickness of the thin gate oxide was almost constant regardless of the SC1 cleaning time, the reduced thickness of the Si surface etched by the SC1 cleaning increased with increasing the SC1 time. 12 The etch rate of the thick oxide with the SC1 cleaning was approximately 1.60 Å/min. The cleaning condition before the second gate oxidation was only an SC1 clean without a subsequent HF clean, which caused an oxide defect failure in the thick oxide region ͑not shown here͒. The SC1 cleaning affects the etching rate for the Si substrate surface and SiO 2 according to the concentration and clean time.
Results and Discussion
12,13 Figure 3 shows cross-sectional TEM images of the thin and thick gate oxide transistors with 5 and 7.7 nm, respectively, for the SC1 300 s cleaning. The Si surface and interface of Si/SiO 2 appears very smooth. Table I shows the AFM analysis results for the thin and thick oxide regions as a function of the SC1 cleaning time before the second gate oxidation. The root mean square ͑rms͒ surface roughness was sustained for 300 s. However, the rms surface roughness increased remarkably after 600 s. This means that the microroughness of the Si and SiO 2 surface in the transistor region depends on the SC1 cleaning time. Figure 4 shows the boron concentrations of the nMOSFET and pMOSFET with the process, which play an important role in controlling V t . The shallow depth of the pMOSFET is due to the buried channel. However, the deep depth of nMOSFET is due to the surface channel. Boron segregates into the oxide layers, tending to deplete the boron concentration in the silicon near the oxide silicon interface after the oxidation of the silicon surface.
14 This boron seg- regation is increased in the dual gate oxide process due to the increased gate oxidation time compared to the single-gate oxide process. The boron concentration of the nMOSFET and the pMOSFET decreased by 20 and 80%, respectively, in the channel surface region after a subsequent process of the first gate oxidation, stripping oxide, and SC1 cleaning. This suggests that the segregated boron concentration of the pMOSFET by the first gate oxidation could be removed much more by the SC1 cleaning compared to that of the nMOSFET. Figure 5 shows the boron depth profiles of nMOSFET according to the critical processes. The surface boron concentration was decreased continuously after the further processes such as the first gate oxidation, stripping oxide ͑SC1 0 s͒, and the SC1 cleaning for 600 s. After the SC1 cleaning for 600 s, the surface boron concentration decreased approximately by 10-15% compared to the case without the SC1 cleaning. Figure 6 and 7 show the threshold voltage (V t ) dependence as a function of the gate length for the nMOSFET and pMOSFET, respectively, with the SC1 cleaning time. The V tn of the thick oxide nMOSFET increased by 34% ͑SC1 600 s͒ to 60% ͑SC1 0 s͒ compared to that of the thin oxide one. On the other hand, the ͉V tp ͉ of the thick oxide pMOSFET decreased approximately by 15 ͑SC1 600 s͒ to 17% ͑SC1 0 s͒ compared to that of the thin oxide one under similar SC1 cleaning conditions. It is noted that this result is due to the single n ϩ doped polycrystalline ͑poly͒ silicon gate for n/pMOSFETs and the elimination of photolithography steps to adjust the V t of the thick oxide MOSFETs for the low cost process, which means that the channel boron concentrations are controlled only for the thin oxide MOSFETs. In other words, the V t of the thick oxide transistors is determined by the implantation condition of channel boron for the thin oxide ones. As the SC1 cleaning time was increased to 600 s, in the thin oxide MOSFETs, V tn appeared to be similar under 1% and the ͉V tp ͉ increased by 4%. However, in the thick oxide MOSFETs, the V tn drastically decreased by 15%, while on the contrary, ͉V tp ͉ increased by 7% with increasing SC1 time. It is well-known that V tn and ͉V tp ͉ increase in proportion to the gate oxide thickness due to the decrease of the oxide capacitance. In addition, the V tn increases and the ͉V tp ͉ decreases with increasing the implanted boron concentration due to the work function difference as a result of the above-mentioned single n ϩ doped poly silicon gate for the n/p-MOSFETs. 15 Based on these facts, there were some noticeable behaviors in the V t dependency on the SC1 cleaning time. First, the shift range of the ͉V tp ͉ was much higher than that of the V tn in the thin oxide MOSFETs. Second, in the thick oxide MOSFETs, although the gate oxide thickness decreased as a function of the SC1 cleaning time, the ͉V tp ͉ rather increased and the shift range of that decreased compared to that of the V tn with increasing the SC1 time. In addition, the n-lightly doped drain ͑LDD͒ sheet resistance (Rs) of the thick oxide MOSFETs decreased as a result of gate oxide thinning with increasing the SC1 time where the n-LDD dopant ͑phos-phorus͒ was implanted both for the nMOSFET and pMOSFET prior to the formation of the gate spacer ͑Fig. 8͒. The decrease in the n-LDD Rs with increasing the SC1 time must partially contribute to the decrease in the V tn due to the decrease in the effective channel length and the increase in the ͉V tp ͉ due to a decrease in the punchthrough of the pMOSFET as a result of increasing a series resistance, which appears to strengthen the pocket implantation effect. 16, 17 As the SC1 time increased, the gate oxide thickness, the boron concentration, and the n-LDD Rs all decreased in the thick oxide MOSFETs. Consequently, the V tn was found to be more dependent on the decrease in the gate oxide thickness. However, the ͉V tp ͉ appeared to be more dependent on the decrease in the boron concentration and n-LDD Rs than the gate oxide thickness as a result of the higher surface boron concentration and the peak depth of the pMOSFET compared to the nMOSFET ͑Fig. 4͒. Figure 9 and 10 show the saturation current (I ds ) of the nMOS-FET and pMOSFET as a function of the gate length with the SC1 cleaning time. An I ds almost inversely went with the threshold voltage trend. In the thin oxide transistors, an I dsn of the nMOSFET appeared similar within 1.5%, and the ͉I dsp ͉ of the pMOSFET appeared to be sustained within approximately 0.4% by the SC1 cleaning for 300 s, and decreased by 4% with the SC1 600 s. A higher I ds is very important for high speed. Therefore, a SC1 cleaning time of less than 300 s is desirable. In the thick oxide transistors with SC1 cleaning for 0 to 600 s, the I dsn of the nMOSFET decreased by 8.5, 15.4, and 28.5%, respectively and the ͉I dsp ͉ of the pMOSFET also slightly increased by 3.5, 5.3, and 6.7%, respectively, for the SC1 cleaning time of 150, 300, and 600 s compared to the case without the SC1 cleaning. This suggests that the ͉I dsp ͉ was strongly affected by the increased oxide capacitance compared to the ͉V tp ͉. Figure 11 and 12 show BV dss (V d at I d ϭ 10 nA for nMOSFET and Ϫ10 nA for pMOSFET͒ as a function of the gate length. The BV dss gradients also somewhat depend on the V t trends. In the thick oxide nMOSFET, the BV dss for the SC1 cleaning for 600 s had the lowest value of all the samples. On the other hand, the BV dss of the thick oxide pMOSFET shows a large dispersion and a lower value than that of the thin oxide pMOSFET.
Conclusions
The electrical and physical characteristics of the transistors, which can be applied for a 256 Mbit mobile DRAM with a dual gate oxide operating at V D 1.8 V, were evaluated with varying the time of the SC1 cleaning prior to the second gate oxidation. In the dual gate oxide process, the condition of the SC1 cleaning before the second gate oxidation was critical to the performance of the transistor due to the etching of the Si surface and SiO 2 . The decrease in the gate oxide thickness, the boron concentration in the Si surface, and the n-LDD concentration affected by the SC1 cleaning time has a strong influence on the V t , I ds , and BV dss . In the thin oxide MOSFETs, the V tn appears to be similar and the ͉V tp ͉ increased by 4% ͑SC1 600 s͒ and 1% ͑SC1 300 s͒ compared to the case without the SC1 cleaning. However, in the thick oxide MOSFETs, the V tn drastically decreased by 15% ͑SC1 600 s͒ and 6% ͑SC1 300 s͒ and the ͉V tp ͉ increased by 7% ͑SC1 600 s͒ and 1.5% ͑SC1 300 s͒ with increasing the SC1 time. Nevertheless, the electrical characteristics such as the thin oxide I dsp , the thick oxide V tn and BV dssn were sustained until the SC1 time reached 300 s in the dual gate oxide process with a similar removability of particles. Therefore, it is proposed that the SC1 cleaning time prior to the second gate oxidation should be less than 300 s in consideration of the stable characteristics of the V t and I ds , the surface roughness and the reliable BV dss for high voltage transistors.
